

6.6 Summary:

6.6.1 Materials and Processes for Silicon Technology

Silicon dioxide (**SiO₂**) has been the "ideal" dielectric with many uses in chip manufacture

- Only recently (**2007**) is it replaced by "low **k**" and "high **k**" dielectrics, i.e. dielectrics with a dielectric constant either lower or larger than that of **SiO₂**
- "Low **k**" dielectrics (polymers, porous **SiO₂**, ...; the ideal material has not yet been found) are used for intermetal insulation; low **k** is important here to keep the **RC** time constants small
- "High **k**" dielectrics (the present front runner is **HfO₂**) will replace the gate oxides. They can be somewhat thicker than **SiO₂** without sacrificing capacity, while strongly reducing tunneling currents.

- Gate oxide for Transistors
- Dielectric in Capacitors
- Insulation
- Stress relieve layer
- Masking layer
- Screen oxide during Implantation
- Passivation

SiO₂ can be made in several ways:

- Dry oxidation is relatively slow but gives best oxide qualities as defined by:

- Uniformity
- thickness control
- Break down field strength
- Interface quality
- Reliability

Typical use: Highest quality gate oxide.

- Wet oxidation is about 10 times faster; it is used whenever relatively thick oxides are needed.
Typical use: Field oxide.

- The other methods are needed whenever there is no **Si** available for oxidation (e.g. intermetal dielectrics).

- Dry thermal oxidation:
 $2 \text{Si} + \text{O}_2 \Rightarrow 2 \text{SiO}_2$
- Wet thermal oxidation:
 $\text{Si} + 2 \text{H}_2\text{O} \Rightarrow \text{SiO}_2 + 2 \text{H}_2$
- "Chemical Vapor Deposition" (next sub-chapter)
- "Spin-on techniques" (next sub-chapter)
- "Anodic oxidation" (presently not used in technology)

As long as the process is diffusion controlled (i.e. the time it takes oxygen to diffuse through the already formed oxide determines rates, the thickness increases proportional to $t^{1/2}$)


- For thin oxides the growth rate is reaction controlled and the thickness - time dependence becomes complicated.

Growing oxide only locally ("**LOCOS**") was a key process for field oxides.

- Without a "buffer" oxide below the masking nitride, large mechanical strain develops, producing plastic deformation and thus dislocations around the oxide edges.
- These "Oxide edge dislocations" kill the transistor.
- Buffer oxides solve the problem, but create new problems: A "birds beak" develops, increasing lateral dimensions beyond the mask dimension.

LOCOS is a good example for a universal feature of **Si** technology: Solutions to old problems create new problems. Solutions to the new problems... and so on. It follows:

- Process complexity increases all the time.
- New materials are needed all the time.



Chemical Vapor Deposition (CVD) is simple in principle

- Find to gases that react at the desired material at elevated temperatures
- Put your wafer(s) into some machine, evacuate, heat to the desired temperature (preferably only the wafers) and admit the gases (and remove undesired reaction products).
- There are many quite different technical ways (all of them expensive) to realize a **CVD** apparatus

Major **CVD** process are

Deposition of epitaxial **Si** layers - obviously always on (atomically clean) **Si** substrates. By admitting some gases carrying doping atoms (e.g. **AsH₃**, **AsH₃**) the layer can be doped in-situ.

Deposition of poly crystalline **Si** layers.

- Chemically similar to epitaxial layers, in reality quite different because the CVD reactors can be simpler.
- Poly-**Si** is needed for many uses: Gate electrode, interconnect, filling of holes, sacrificial layer.
- Its great advantage is its full compatibility with **Si** and **SiO₂**; its great disadvantage is its mediocre conductivity (for heavy doping).

Deposition of **Si₃N₄**

- Very important. Always prone to produce mechanical stress (**Si₃N₄** is an unyielding ceramic!).


W (and Silicides, and ...)

- Not "good" processes, but sometimes unavoidable!


Sputter deposition

- Plasma technique \Rightarrow Vacuum + high voltage (and possible high frequency): complicated and expensive
- Layers amorphous to highly defective \Rightarrow needs usually annealing after deposition.
- Very versatile because of easy control of layer composition by target composition
- Decent deposition rates possible. Particularly suited to conductors.
- Coverage is *not* conformal!


Epitaxial Si layer




Polycrystalline Si layer





SiO₂ layer ("TEOS process")



Si₃N₄ layer




W layer



Ion implantation


- Depth ($< \text{ca. } 1 \mu\text{m}$) and dose precisely controllable.
- Very complex and expensive
- Method of choice for making doped layers.
- Introduces defects or destroys crystallinity \Rightarrow annealing at high T ($> 800^\circ\text{C}$) is a must



There are many more techniques for producing thin layers


- Evaporation.** Relatively simple but limited as to materials and edge coverage
- Molecular beam epitaxy. (MBE)** Standard for III-V's
- Spin-on techniques** ("Sol- Gel"). Used for making photo resist layers; occasionally for others
- Galvanics.** Kind of crude but necessary for **Cu** interconnects in modern IC's

Edge coverage may be the decisive property!




Structuring means selective removal of material (through a mask) by etching. There are three main conditions for etching:

1. Must attack material to be etched \Rightarrow *etching rate*.
2. Must *not* attack everything else \Rightarrow *selectivity*.
3. Must conserve structure of mask (good on left side of picture, not so good on right side).




Chemical etching:

- Can be near perfect for points 1. and 2.. Example: **HF** attacks only **SiO₂** but not **Si** and most other materials.
- Fails miserably on point 3.
- Underetching is unavoidable. Can't be used for lateral structure sizes $< \approx 2 \mu\text{m}$




Plasma etching ("Dry" etching)

- In a plasma quite unusual reactions can take place - including reactions never seen in normal chemistry. Many materials can be etched in a suitable plasma
- Etching might preserve the lateral mask dimensions - for reasons not always entirely clear
- There is tremendous potential in plasma etching because of the tremendously large parameter space - and tremendous problems and costs for the same reasons
- Allmost all "small" structures in semiconductor technology are obtained by plasma etching




Lithography comprises three elementary steps:

- Cover the layer to be structured with a light-sensitive layer called (photo) **resist**
- Expose the resist to light only where you want the structure by a "slide projector" called **stepper** (always demagnify the "slide" called **reticle**).
- Develop the exposed resist in such a way that unexposed parts are etched off.
- The structure has now be transferred into the resist; the process is rather similar to regular old-fashioned analog photography.



The problem is that we want to make structures with lateral sizes in the **30 nm** region, far smaller than the wavelength of light. This necessitates extreme measures in all components involved

- At the core of lithography are the **steppers** - optical machines for around **5 Mio €**a piece
- Resist technology, too, is a highly developed part of lithography
- For some big problems simple solutions have been found. Example: reticles with pellicles



Questionnaire

Multiple Choice questions to all of 6.